VLSI SOURCE

  • Verilog
  • System Verilog
  • UVM
  • More
    • Tools
    • Formal Verification
    • Gate Level Simulation
    • Interview Preparations

Content:

1) Verilog

2) System Verilog

3) UVM

4) Tools– Linux, gvim, 

5) protocols: – APB/AHB/AXI

6) forum-

7) Interviews, Q & A, quizzes .

8) Formal Verification

9) Gate level simulation

Main points: 

    • Verilog, system verilog 

  • UVM: Concept, examples, diagram animated, EDA example 

Search

VLSI Source
© 2023 VLSI Source. All rights reserved.
  • About
  • Contact Us
  • Terms & Conditions
Shopping Basket